



PRIZANKA MODI

24BCE0813

CAT-1 (DITTDI) Winter Sem.

Q1. (a) i) error

correct: MUL AB

→ comma not used

(ii) error

: PUSH ACC

→ accept only direct address

(iii) error

→ destination must be accumulator or direct address

: ANL A, R0

(iv) error

→ R2-R7 cannot be used as pointers, only R0 & R1 supports indirect addressing.

: MOV A, @R0

(v) error

→ Register to register moves not allowed

: MOV A, R1

MOV R2, A

(b) (i) Direct addressing mode

(ii) Immediate addressing mode

(iii) Register addressing

(iv) Indexed addressing

(v) Register Indirect addressing.

Q2. ORG 0000H
LJMP MAIN
ORG 0030H
MAIN:

MOV DPTR, #250H;

MOV R0, #40H;

MOV R2, #06H;

LOAD-DATA:

CLR A;

MOVC A, @A+DPTR;

MOV @R0, A;

INC DPTR;

INC R0;

DJNZ R2, LOAD-DATA;

MOV R0, #40H;

MOV R2, #05H;

MOV A, @R0;

MOV R4, @R0;

ADD-LOOP: ~~LOOP~~

INC R0;

ADD A, @R0;

DA A;

INC NEXT;

INC R4;

NEXT:

DJNZ R1, ADD-LOOP;

MOV R3, A;

U: STMP H;

ORG 250H

DATA-1: DB 54H, 76H, 65H, 98H, 88H, 99H

END



Q3.

```

org 0000H
LJMP MAIN
org 0030H
MAIN:
    SETB P1.0;
    MOV P0, #0FFH;
MONITOR:
    JB P1.0, SW-HIGH;
    MOV A, P0;
    MOV P3, A;
    SETB P2.1;
    ACALL DELAY;
    SJMP MONITOR;
SW-HIGH:
    MOV A, P0;
    MOV P2, A;
    CPL P3.1;
    ACALL DELAY;
    SJMP MONITOR;
DELAY:
    MOV R6, #250;
D1: MOV R7, #250;
D2: DJNZ R7, D2;
    DJNZ R6, D1;
    RET
END
    
```

Q4.

	Stack Content	SP
PUSH 0	08H: 30H	08H
PUSH 1	09H: 2BH	09H
PUSH 2	0AH: 00H	0AH
PUSH 1	0BH: 24H	0BH
POP 3	24H removed	0AH
POP 7	00H removed	09H
PUSH 3	0AH: 24H	0AH
POP 6	24H removed	09H



Reg/location

value in Hex

R0

30H

R1

24H

R3

24H

R7

00H

R6

24H

Q5. (a) SETB PSW.4 $\Rightarrow$ sets bit 4 of PSW ($R51=1$)

MOV R2, #78H

MOV A, R2 $\Rightarrow$ sets bit 2 of PSW ($R50=1$)

SETB PSW.5

MOV R4, #0A4H

ADD A, R4

END

Since $R51=1$ & $R50=1$ Hence reg. bank 3 is selected.

$\Rightarrow$ the data 78H is stored in R2 of bank 3.

RAM address for R2 in bank 3 is 1AH.

$\Rightarrow$ the data A4H is stored in R4 of bank 3. The RAM address for R4 in Bank 3 is 1CH.

(b) 78H $\geq$ 0111 1000

A4H $\geq$ 1010 0100

Sum = 0001 1100 = 1CH with carry out

Acc(A) = 1CH

Cy (carry flag) = 1

Ac (Auxiliary Carry) = 0

ov (Overflow flag) = 1

P (parity flag) = 1



(i)	ANL A, #00H	00H
	Mov A, #3AH	3AH
	SWAP A	A3H
	ANL A, #2BH	2BH
	DIV AB	08H

SLOT : D2 + TD2

ANSWERS

Q1. (a) (i) error

→ can't move single bit into 8 bit accumulator

Mov A, P0

(ii) error

→ decrement data pointer doesn't exist

INC DPTR

(iii) error

→ can't increment an immediate value

INC 40H

(iv) SETB A is not correct

→ SETB is bit addressable

Mov A, #040H

(v) error

→ CLR operation is bit addressable

CLR P2.0.



$$(b) T = \frac{12}{f} = \frac{12}{15 \times 10^6 \text{ MHz}} = 0.8 \text{ MS}$$

Instruction	Machine Cycle	Executions
MOV R3, #80H	1	1
HERE: NOP	1	80
NOP	1	80
NOP	1	80
NOP	1	80
DJNZ R3, HERE	2	80
RET	2	1

$$\Rightarrow \text{Loop body} : (1+1+1+1+2) \times 80 = 6 \times 80 = 480 \text{ cycles}$$

$$\text{Total} = 1 + 480 + 2 = 483 \text{ cycles}$$

$$\text{Total Execution time} = 483 \times 0.8 = 386.4 \text{ MS}$$

Q2)

ORG 0000H

START: MOV A, P1;

JB ACC.7, SQUARE-25;

WAVE_GO: SETB P2.1;

ACALL DELAY-3;

CLR P2.1;

ACALL DELAY-2;

SJMP START;

SQUARE-25:

SETB P2.1;

ACALL DELAY-1;

CLR P2.1;

ACALL DELAY-3;

SJMP START;



Date

Page

DELAY-3 : MOV R0, #30;

D3 : DJNZ R0, D3;

RET;

DELAY-2 : MOV R0, #20;

D2 : DJNZ R0, D2;

RET;

DELAY-1 : MOV R0, #10;

D1 : DJNZ R0, D1;

RET;

END

Q3.

ORG 0000H

MOV DPTR, #300H;

MOV R1, #10;

MOV R2, #00H;

MOV R3, #00H;

BACK : CLR A;

MOVCA, @A+DPTR;

ADD A, R2;

MOV R2, A;

JNC NEXT;

INC R3;

NEXT : INC DPTR;

DJNZ R1, BACK;

HERE : SJMP HERE;

ORG 300H;

DB 92H, 34H, 84H, 29H, 22H, 11H, 33H, 44H,

55H, 66H;

END



data in RAM

Q4.

MOV 05H, #3EH;

05H: 3EH

07H

MOV 0AH, #DFH;

0AH: DFH

07H

MOV 2FH, #45H;

2FH: 45H

07H

MOV SP, #6BH;

-

6BH

PUSH 05H;

6AH: 3EH

6AH

PUSH 0AH;

6BH: DFH

6BH

PUSH 2FH;

6CH: 45H

6CH

POP 4AH;

4AH: 45H

6BH

PUSH 4BH;

6DH: DFH

6AH

POP 5AH;

5AH: DFH

6BH

6AH

Q5. (1)	Instruction	Accumulator	C	RAM[20H]
	MOV A, #83H	83H (1000 0011)	0	-
	RLC A	06H (0000 0110)	1	-
	RLC A	0DH (0000 1101)	0	-
	MOV 20H, #87H	0DH	0	87H
	ANLC, D2H	0DH	0	87H

Final Result :-

A : 0DH

RAM[20H] : 87H

CARRY Flag : 0



Date

Page

(ii)	Instruction	Register A	Register R0	RAM [40H]	Carry (C)
	Mov A, #80H	80H	-	-	0
	Mov R0, #40H	80H	40H	-	0
	Mov @R0, A	80H	40H	80H	0
	Inc A	81H	40H	80H	0
	RRC A	40H	40H	80H	1
	ADD A, 40H	COH	40H	80H	0

Final result :-

A : COH

R0 : 40H

RAM [40H] : 80H

CY : 0